 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| BCM8710 PRODUCT Brief OF BENEFITS 10GE 16:1 MULTIPLEXER WITH CLOCK GENERATION BCM8710 FEATURES SUMMARY * IEEE 802.3ae 10.3125-Gbps Ethernet serializer, clock multiplication unit (CMU), and multiplexer (MUX) data inputs Compliant with Forum * (OIF), Telcordia,the Optical Internetworkingindustry ITU-T, and IEEE 802.3ae standards. Low consumption eliminates external heat * sinks,powerfor system airflow, and expensive high fans current power supplies. * 16:1 serializer with LVDS parallel clock and * On-chip 16 x 10 FIFO eliminates system timing issues * 10.3125-Gbps serial output data and clock * Lock detect * Core power supply: 1.8V * I/O power supplies: CML, LVDS and LVPECL at 1.8V, CMOS at 1.8V or 3.3V * Reduces design cycle and time to market. CMOS-based device * economy of scale. uses the most effective silicon * Target applications: * Transmission equipment * Optical modules * Hubs and repeaters * Network Interface Cards (NICs) * Test equipment * ADD/DROP multiplexers * Digital cross-connects * ATM switch backbones * Terabit routers * Edge routers * Power consumption: 580 mW typical @ 1.8V * Standard CMOS fabrication process * 15 x 15 mm, 120-pin BGA package Application Block Diagram 10 Gbps MAC XSBI BCM8711 ORX OTX BCM8710 10 Gbps MAC XSBI BCM8710 OTX ORX BCM8711 BCM8710 OVERVIEW Block Diagram RESET FIFO Control OVF CLK16IP CLK16IN Write Pointer 16:1 MUX DI0N LVDS Parallel Inputs DI15P DI15N INPUT REGISTER 16 x 10 FIFO DI0P CML Serial Outputs Output Retime TSDP TSDN TSCKP TSCKN Read Pointer REF155EN REFCLKP REFCLKN LVPECL Reference Clock Input IFSEL VCP VCN 10.3 GHz CMU DIVIDE-BY-16 RB_LD LVDS Reference Clock Outputs CLK16OP CLK16ON LCKDET The BCM8710 is a fully integrated 10GE transmitter operating at 10.3125 Gbps with serializer and CMU. The low-jitter LVDS interface and the onboard low-jitter phase-locked loop (PLL) meets Optical Internetworking Forum (OIF), IEEE 802.3ae, Telcordia, ANSI, and ITU-T jitter standards. The BCM8710 reference clock input frequency is user-selectable to the line rate divided by either 16 or 64. A 10-word FIFO decouples the parallel input timing domain from the serial output timing domain. The BCM8710 provides a CML serial output clock to retime the data at the optical interface. Major transmitter functions are: * 16-bit, LVDS parallel input * Elastic buffering FIFO with overflow indicator * 10.3125-GHz CMU * 10.3125-Gbps CML transmit serial data output * Parallel-to-serial conversion * Selectable reference clock frequency * Lock detect Broadcom(R), the pulse logo(R) and Connecting EverythingTM are trademarks of Broadcom Corporation and/or its subsidiaries in the United States and certain other countries. All other trademarks are the property of their respective owners. BROADCOM CORPORATION 16215 Alton Parkway, P.O. Box 57013 Irvine, California 92619-7013 (c) 2002 by BROADCOM CORPORATION. All rights reserved. 8710-PB02-R-4.1.02 Phone: 949-450-8700 FAX: 949-450-8710 Email: info@broadcom.com Web: www.broadcom.com |
Price & Availability of BCM8710
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |